BZU PAGES: Find Presentations, Reports, Student's Assignments and Daily Discussion; Bahauddin Zakariya University Multan Right Header

Register FAQ Community Calendar New Posts Navbar Right Corner
HOME BZU Mail Box Online Games Radio and TV Cricket All Albums
Go Back   BZU PAGES: Find Presentations, Reports, Student's Assignments and Daily Discussion; Bahauddin Zakariya University Multan > Institute of Computing > Bachelor of Science in Telecom System > BsTS 1st Semester > Electrical Circuits


Reply
 
Thread Tools Search this Thread Rate Thread Display Modes
  #1  
Old 19-03-2011, 08:05 PM
bonfire's Avatar
M.Arsalan Qureshi

 
Join Date: Oct 2008
Location: Garden Town, Multan Cantt
Posts: 616
Program / Discipline: BSTS
Class Roll Number: 09-31
bonfire has a reputation beyond reputebonfire has a reputation beyond reputebonfire has a reputation beyond reputebonfire has a reputation beyond reputebonfire has a reputation beyond reputebonfire has a reputation beyond reputebonfire has a reputation beyond reputebonfire has a reputation beyond reputebonfire has a reputation beyond reputebonfire has a reputation beyond reputebonfire has a reputation beyond repute
Default Chapter 7: FET Biasing

Chapter 7: FET Biasing

In Chapter 4 we found that the biasing levels for a silicon transistor configuration can be obtained using the approximate characteristic equations VBE = 0.7 V, IC = IB, and IC IB. The link between input and output variables is provided by which is assumed to be fixed in magnitude for the analysis to be performed. The fact that beta is a constant establishes a linear relationship between IC and IB. Doubling the value of IB will double the level of IC and so on.



For the field-effect transistor, the relationship between input and output quantities is nonlinear due to the squared term in Shockley's equation. Linear relationships result in straight lines when plotted on a graph of one variable versus the other, whereas nonlinear functions result in curves as obtained for the transfer characteristics of a JFET. The nonlinear relationship between ID and VGS can complicate the mathematical approach to the dc analysis of FET configurations. A graphical approach may limit solutions to tenths-place accuracy, but it is a quicker method for most FET amplifiers. Since the graphical approach is in general the most popular, the analysis of this chapter will have a graphical orientation rather than use direct mathematical techniques.
Another distinct difference between the analysis of BJT and FET transistors is that:
The input controlling variable for a BJT transistor is a current level, whereas for the FET a voltage is the controlling variable.
In both cases, however, the controlled variable on the output side is a current level that also defines the important voltage levels of the output circuit.
The general relationships that can be applied to the dc analysis of all FET amplifiers are
(7.1)

and (7.2)
For JFETs and depletion-type MOSFETs and MESFETs, Shockley's equation is applied to relate the input and output quantities:
(7.3)
For enhancement-type MOSFETs and MESFETs, the following equation is applicable:
(7.4)
It is particularly important to realize that all of the equations above are for the device only! They do not change with each network configuration so long as the device is in the active region. The network simply defines the level of current and voltage associated with the operating point through its own set of equations. In reality, the dc solution of BJT and FET networks is the solution of simultaneous equations established by the device and the network. The solution can be determined using a mathematical or graphical approach—a fact to be demonstrated by the first few networks to be analyzed. However, as noted earlier, the graphical approach is the most popular for FET networks and is employed in this book.

The first few sections of this chapter are limited to JFETs and the graphical approach to analysis. The depletion-type MOSFET will then be examined with its increased range of operating points, followed by the enhancement-type MOSFET. Finally, problems of a design nature are investigated to fully test the concepts and procedures introduced in the chapter.
__________________

Reply With Quote
Reply

Tags
biasing, chapter, fet


Currently Active Users Viewing This Thread: 1 (0 members and 1 guests)
 

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
chapter#3:Buses hurain07 Computer Architecture 0 08-07-2011 07:31 PM
Chapter 8: FET Amplifiers bonfire Electrical Circuits 0 19-03-2011 08:05 PM
Chapter 4: DC Biasing–BJTs bonfire Electrical Circuits 0 19-03-2011 08:02 PM
Redhat Book:linux chapter 1 to chapter 22 (Complete Tutorial) taha khan System Admin 0 09-05-2010 01:58 AM
Chapter No.4 lecture 1st .. .BZU. Introduction to IT 1 21-10-2007 09:14 PM

Best view in Firefox
Almuslimeen.info | BZU Multan | Dedicated server hosting
Note: All trademarks and copyrights held by respective owners. We will take action against any copyright violation if it is proved to us.

All times are GMT +5. The time now is 02:02 PM.
Powered by vBulletin® Version 3.8.2
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.