Thread: Solution of Assignment 2 ; Majority gates, Multiplier,4x16 Decoder by using 3x8 decoders
View Single Post
  #1  
Old 16-02-2009, 03:02 AM
.BZU.'s Avatar
.BZU. .BZU. is offline


 
Join Date: Sep 2007
Location: near Govt College of Science Multan Pakistan
Posts: 9,693
Contact Number: Removed
Program / Discipline: BSIT
Class Roll Number: 07-15
.BZU. has a reputation beyond repute.BZU. has a reputation beyond repute.BZU. has a reputation beyond repute.BZU. has a reputation beyond repute.BZU. has a reputation beyond repute.BZU. has a reputation beyond repute.BZU. has a reputation beyond repute.BZU. has a reputation beyond repute.BZU. has a reputation beyond repute.BZU. has a reputation beyond repute.BZU. has a reputation beyond repute
Read Solution of Assignment 2 ; Majority gates, Multiplier,4x16 Decoder by using 3x8 decoders


Finally It has been done...
Name: Implementation of the majority gate.jpg Views: 2948 Size: 57.7 KB

Name: Logical diagram of Majority gate and SOP to POS Conversion.jpg Views: 3857 Size: 54.2 KB

Name: Combinational Logical circuit by using Multiplier.jpg Views: 2968 Size: 59.7 KB

Name: 4x16 Decoder by using 3x8 decoders.jpg Views: 6369 Size: 60.8 KB

yeh nahi pata sahi hay ya ghalat hay...
assignment: Assignment for Digital Logic and Computer Architecture BIT IV
__________________
(¯`v´¯)
`*.¸.*`
¸.*´¸.*´¨) ¸.*´¨)
(¸.*´ (¸.Bzu Forum

Don't cry because it's over, smile because it happened
Reply With Quote