![]() |
Mid term paper Digital Logic and Computer Architecture, BIT 4th By Sir Khalil Afzal Computer Science Department 1 Attachment(s) Easy and simple paper.... Acha ho giya hay... takreban. NAND Gate se implementation wala sahi nahi huya .. zara.. mai nay inverter laga di ay thay na... aur latch and flipflop wala bhi nahi hua sahi... shyad sahi hoo,..:smilebige: I am now going to sleep:mimindo7ix: |
| All times are GMT +5. The time now is 10:42 PM. |
Powered by vBulletin® Version 3.8.2
Copyright ©2000 - 2026, Jelsoft Enterprises Ltd.